Login / Signup

Transient interferometric mapping of carrier plasma during external transient latch-up phenomena in latch-up test structures and I/O cells processed in CMOS technology.

Michael HeerKrzysztof DomanskiKai EsmarkUlrich GlaserDionyz PoganyErich GornikWolfgang Stadler
Published in: Microelectron. Reliab. (2009)
Keyphrases
  • low power
  • power consumption
  • cmos technology
  • high density
  • flip flops
  • high speed
  • low cost
  • spl times
  • input output
  • low voltage
  • power management
  • power dissipation
  • data center
  • real time