Login / Signup
Inertial and degradation delay model for CMOS logic gates.
Jorge Juan-Chico
Paulino Ruiz-de-Clavijo
Manuel J. Bellido
Antonio J. Acosta
Manuel Valencia
Published in:
ISCAS (2000)
Keyphrases
</>
probabilistic model
high level
formal model
parameter estimation
computational model
cost function
theoretical analysis
mathematical model
kalman filter
classical logic
neural network
objective function
probability distribution