Login / Signup

FPGA-based Low-Batch Training Accelerator for Modern CNNs Featuring High Bandwidth Memory.

Shreyas K. VenkataramanaiahHan-Sok SuhShihui YinEriko NurvitadhiAravind DasuYu CaoJae-Sun Seo
Published in: ICCAD (2020)
Keyphrases
  • high bandwidth
  • application specific
  • end to end
  • low latency
  • field programmable gate array
  • general purpose
  • high density
  • parallel architectures
  • multimedia
  • hardware implementation
  • mobile terminals