Login / Signup

A 7.4-to-14GHz PLL with 54fsrms jitter in 16nm FinFET for integrated RF-data-converter SoCs.

Didem TurkerAde BekeleParag UpadhyayaBob VerbruggenYing CaoShaojun MaChristophe ErdmannBrendan FarleyYohan FransKen Chang
Published in: ISSCC (2018)
Keyphrases