Login / Signup
Low jitter and multirate clock and data recovery circuit using a MSADLL for chip-to-chip interconnection.
Hsiang-Hui Chang
Rong-Jyi Yang
Shen-Iuan Liu
Published in:
IEEE Trans. Circuits Syst. I Regul. Pap. (2004)
Keyphrases
</>
high speed
data sets
data processing
data structure
data collection
analog vlsi
data analysis
computer systems
image data
high density
spatial data
knowledge discovery
training data
low cost
data points
data sources
data mining