Reliability evaluation of combinational logic circuits by symbolic simulation.

Alessandro Bogliolo Maurizio Damiani Piero Olivo Bruno Riccò

Published in: VTS (1995)

Keyphrases

logic circuits
low power
low cost
functional decomposition
reliability assessment
mathematical model
logic synthesis
tunnel diode
image analysis
high speed
power dissipation
gate array