Login / Signup

Area-power-efficient 11-bit SAR ADC with delay-line enhanced tuning for neural sensing applications.

Teng-Chieh HuangPo-Tsang HuangShang-Lin WuKuan-Neng ChenJin-Chern ChiouKuo-Hua ChenChi-Tsung ChiuHo-Ming TongChing-Te ChuangWei Hwang
Published in: BioCAS (2013)
Keyphrases
  • neural network
  • computationally efficient
  • data sets
  • computationally expensive
  • parameter tuning
  • bit vector
  • database systems
  • network architecture
  • bit wise