Worst case clock skew under power supply variations.

Published in: Timing Issues in the Specification and Synthesis of Digital Systems (2002)