Login / Signup
On-chip interconnections: impact of adjacent lines on timing.
Denis Deschacht
Grégory Servel
Published in:
ASP-DAC (2001)
Keyphrases
</>
high density
low cost
hough transform
straight line
vlsi implementation
line drawings
solid models
data sets
asynchronous circuits
high impact
high bandwidth
single chip
circuit design
line segments
high speed
genetic algorithm
neural network
databases