Login / Signup

On the Design of Power-rail ESD Clamp Circuit with Consideration of Gate Leakage Current in 65-nm Low-voltage CMOS Process.

Ming-Dou KerPo-Yen ChiuFu-Yi TsaiYeong-Jar Chang
Published in: ISCAS (2009)
Keyphrases