Login / Signup

Reduced-Code Techniques for On-Chip Static Linearity Test of SAR ADCs.

Renato S. FeitozaManuel J. BarraganSalvador Mir
Published in: VLSI-SoC (2019)
Keyphrases