A Dual-Vt Layout Approach for Statistical Leakage Variability Minimization in Nanometer CMOS.

Maryam Ashouei Abhijit Chatterjee Adit D. Singh Vivek De

Published in: ICCD (2005)

Keyphrases

low cost
objective function
power consumption
information theoretic
circuit design
image sequences
high speed
statistical approaches
statistical analysis
statistical models
low power
neural network
analog vlsi
statistical tests
statistical information
data driven
website
electron microscopy
real time
vlsi circuits