Login / Signup

Reducing Breakdown Voltage in a Bipolar Impact Ionization MOSFET (BI-MOS) using Gate-Source Underlap.

Akshay BalajiSneh Saurabh
Published in: VLSI-SoC (2021)
Keyphrases