Login / Signup
Experimental validation of pinning controllability in networked Chua's circuits.
Pietro De Lellis
Massimiliano de Magistris
Mario di Bernardo
Sabato Manfredi
Published in:
ISCAS (2012)
Keyphrases
</>
high speed
analog vlsi
simple temporal
analog circuits
logic synthesis
quantum computing
partial observability
delay insensitive
logic circuits
tunnel diode
database
circuit design
multimedia
electronic circuits
search algorithm
bayesian networks
vlsi circuits
fault models
real world