Login / Signup
Redefinition of Write Margin for Next-Generation SRAM and Write-Margin Monitoring Circuit.
Koichi Takeda
Hidetoshi Ikeda
Yasuhiko Hagihara
Masahiro Nomura
Hiroyuki Kobatake
Published in:
ISSCC (2006)
Keyphrases
</>
support vector
real time
training set
maximum margin
machine learning
soft margin
multi class
high speed
power consumption
decision boundary
read write
electronic circuits