Login / Signup
Multiple stuck-at fault testability of a combinational circuit derived by covering ROBDD nodes by Invert-And-Or sub-circuits.
Anzhela Yu. Matrosova
Eugeniy Mitrofanov
Toral Shah
Published in:
EWDTS (2015)
Keyphrases
</>
logic circuits
high speed
analog circuits
fault diagnosis
electronic circuits
tunnel diode
asynchronous circuits
logic synthesis
delay insensitive
circuit design
low power
analog vlsi
real time
directed graph
chip design
low voltage
low cost
social networks
shift register
neural network