Combined transistor sizing with buffer insertion for timing optimization.

Yanbin Jiang Sachin S. Sapatnekar Cyrus Bamji Juho Kim

Published in: CICC (1998)

Keyphrases

high speed
power losses
optimization problems
optimization method
optimization process
optimization algorithm
neural network
steady state
global optimization
integrated circuit
discrete optimization
optimization strategies