Login / Signup
On automatic-verification pattern generation for SoC withport-order fault model.
Chun-Yao Wang
Shing-Wu Tung
Jing-Yang Jou
Published in:
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2002)
Keyphrases
</>
pattern generation
high dimensional
np hard
data integration
fault model