Self Synchronous Circuits for Error Robust Operation in Sub-100nm Processes.

Benjamin Stefan Devlin Makoto Ikeda Kunihiro Asada

Published in: ASYNC (2012)

Keyphrases

estimation error
high speed
error rate
learning algorithm
partial occlusion
error correction
robust estimation
error analysis
error detection
digital circuits
cmos technology