Test set compaction procedure for combinational circuits based on decomposition tree.

Valentina Andreeva

Published in: EWDTS (2011)

Keyphrases

test set
error rate
training set
test data
logic circuits
training data
logic synthesis
evaluation methodology
asynchronous circuits
tree structure
high speed
test cases
class distribution