Login / Signup

Buffer Sizing and Polarity Assignment in Clock Tree Synthesis for Power/Ground Noise Minimization.

Hochang JangDeokjin JooTaewhan Kim
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2011)
Keyphrases