​
Login / Signup
Xiao Liu
Publication Activity (10 Years)
Years Active: 2008-2013
Publications (10 Years): 0
Top Topics
Power Reduction
High Density
Reconfigurable Architecture
Plasma Etching
Top Venues
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
DAC
ITC
</>
Publications
</>
Xiao Liu
,
Qiang Xu
On Multiplexed Signal Tracing for Post-Silicon Validation.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
32 (5) (2013)
Xiao Liu
,
Qiang Xu
On Signal Selection for Visibility Enhancement in Trace-Based Post-Silicon Validation.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
31 (8) (2012)
Xiao Liu
,
Qiang Xu
On efficient silicon debug with flexible trace interconnection fabric.
ITC
(2012)
Xiao Liu
,
Qiang Xu
On X-Variable Filling and Flipping for Capture-Power Reduction in Linear Decompressor-Based Test Compression Environment.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
31 (11) (2012)
Feng Yuan
,
Xiao Liu
,
Qiang Xu
X-tracer: a reconfigurable X-tolerant trace compressor for silicon debug.
DAC
(2012)
Feng Yuan
,
Xiao Liu
,
Qiang Xu
Pseudo-functional testing for small delay defects considering power supply noise effects.
ICCAD
(2011)
Jia Li
,
Xiao Liu
,
Yubin Zhang
,
Yu Hu
,
Xiaowei Li
,
Qiang Xu
Capture-power-aware test data compression using selective encoding.
Integr.
44 (3) (2011)
Feng Yuan
,
Xiao Liu
,
Qiang Xu
On High-Quality Test Pattern Selection and Manipulation.
ETS
(2011)
Xiao Liu
,
Qiang Xu
On multiplexed signal tracing for post-silicon debug.
DATE
(2011)
Xiao Liu
,
Yubin Zhang
,
Feng Yuan
,
Qiang Xu
Layout-aware pseudo-functional testing for critical paths considering power supply noise effects.
DATE
(2010)
Xiao Liu
,
Qiang Xu
On Signal Tracing for Debugging Speedpath-Related Electrical Errors in Post-Silicon Validation.
Asian Test Symposium
(2010)
Qiang Xu
,
Xiao Liu
On signal tracing in post-silicon validation.
ASP-DAC
(2010)
Xiao Liu
,
Qiang Xu
Trace signal selection for visibility enhancement in post-silicon validation.
DATE
(2009)
Xiao Liu
,
Qiang Xu
A generic framework for scan capture power reduction in fixed-length symbol-based test compression environment.
DATE
(2009)
Xiao Liu
,
Qiang Xu
Trace signal selection for debugging electrical errors in post-silicon validation.
ITC
(2009)
Xiao Liu
,
Qiang Xu
On simultaneous shift- and capture-power reduction in linear decompressor-based test compression environment.
ITC
(2009)
Xiao Liu
,
Qiang Xu
Interconnection fabric design for tracing signals in post-silicon validation.
DAC
(2009)
Jia Li
,
Xiao Liu
,
Yubin Zhang
,
Yu Hu
,
Xiaowei Li
,
Qiang Xu
On capture power-aware test data compression for scan-based testing.
ICCAD
(2008)
Xiao Liu
,
Qiang Xu
On Reusing Test Access Mechanisms for Debug Data Transfer in SoC Post-Silicon Validation.
ATS
(2008)
Xiao Liu
,
Feng Yuan
,
Qiang Xu
A Generic Framework for Scan Capture Power Reduction in Test Compression Environment.
ITC
(2008)