Login / Signup
Tzung-Shen Chen
Publication Activity (10 Years)
Years Active: 2021-2021
Publications (10 Years): 1
Top Topics
Multiresolution
Row Column
Main Memory
Top Venues
VLSI Circuits
</>
Publications
</>
Nicky Lu
,
Chun Shiah
,
Juang-Ying Chueh
,
Bor-Doou Rong
,
Wei-Jr Huang
,
Ho-Yin Chen
,
Cheng-Nan Chang
,
Chia-Wei Chang
,
Tzung-Shen Chen
Enhanced Core Circuits for scaling DRAM: 0.7V VCC with Long Retention 138ms at 125°C and Random Row/Column Access Times Accelerated by 1.5ns.
VLSI Circuits
(2021)