​
Login / Signup
Kyumin Kwon
ORCID
Publication Activity (10 Years)
Years Active: 2020-2023
Publications (10 Years): 7
Top Topics
Hurst Exponent
Low Cost
Power Dissipation
Pseudorandom
Top Venues
IEEE J. Solid State Circuits
IEEE Trans. Biomed. Circuits Syst.
VLSI Technology and Circuits
SMACD
</>
Publications
</>
Kyumin Kwon
,
Omar A. B. Abdelatty
,
David D. Wentzloff
PLL Fractional Spur's Impact on FSK Spectrum and a Synthesizable ADPLL for a Bluetooth Transmitter.
IEEE J. Solid State Circuits
58 (5) (2023)
Seungjong Lee
,
Taewook Kang
,
Seungheun Song
,
Kyumin Kwon
,
Michael P. Flynn
An 81.6 dB SNDR 15.625 MHz BW Third-Order CT SDM With a True Time-Interleaving Noise-Shaping Quantizer.
IEEE J. Solid State Circuits
58 (4) (2023)
Kyumin Kwon
,
David D. Wentzloff
Synthesizable ADPLL Generator: From Specification to GDS.
SMACD
(2023)
Seungjong Lee
,
Taewook Kang
,
Seungheun Song
,
Kyumin Kwon
,
Michael P. Flynn
Order CT SDM with a True TI NS Quantizer.
VLSI Technology and Circuits
(2022)
Hyochan An
,
Samuel R. Nason-Tomaszewski
,
Jongyup Lim
,
Kyumin Kwon
,
Matthew S. Willsey
,
Parag G. Patil
,
Hun-Seok Kim
,
Dennis Sylvester
,
Cynthia A. Chestek
,
David T. Blaauw
A Power-Efficient Brain-Machine Interface System With a Sub-mw Feature Extraction and Decoding ASIC Demonstrated in Nonhuman Primates.
IEEE Trans. Biomed. Circuits Syst.
16 (3) (2022)
Tutu Ajayi
,
Sumanth Kamineni
,
Morteza Fayazi
,
Yaswanth K. Cherivirala
,
Kyumin Kwon
,
Shourya Gupta
,
Wenbo Duan
,
Jeongsup Lee
,
Chien-Hen Chen
,
Mehdi Saligane
,
Dennis Sylvester
,
David T. Blaauw
,
Ronald Dreslinski Jr.
,
Benton H. Calhoun
,
David D. Wentzloff
Fully-Autonomous SoC Synthesis Using Customizable Cell-Based Analog and Mixed-Signal Circuits Generation.
VLSI-SoC (Selected Papers)
(2020)
Tutu Ajayi
,
Sumanth Kamineni
,
Yaswanth K. Cherivirala
,
Morteza Fayazi
,
Kyumin Kwon
,
Mehdi Saligane
,
Shourya Gupta
,
Chien-Hen Chen
,
Dennis Sylvester
,
David T. Blaauw
,
Ronald G. Dreslinski
,
Benton H. Calhoun
,
David D. Wentzloff
An Open-source Framework for Autonomous SoC Design with Analog Block Generation.
VLSI-SOC
(2020)