Login / Signup
Kwi-Dong Kim
Publication Activity (10 Years)
Years Active: 2006-2012
Publications (10 Years): 0
Top Topics
Parallel Architecture
Synthetic Aperture Radar
Sigma Delta
Data Flow
Top Venues
IEEE Trans. Circuits Syst. II Express Briefs
</>
Publications
</>
Young-Deuk Jeon
,
Jae-Won Nam
,
Kwi-Dong Kim
,
Tae Moon Roh
,
Jong-Kee Kwon
A Dual-Channel Pipelined ADC With Sub-ADC Based on Flash-SAR Architecture.
IEEE Trans. Circuits Syst. II Express Briefs
(11) (2012)
Young-Deuk Jeon
,
Young-Kyun Cho
,
Jae-Won Nam
,
Kwi-Dong Kim
,
Woo-Yol Lee
,
Kuk-Tae Hong
,
Jong-Kee Kwon
10b 204MS/s pipelined SAR ADC in 65nm CMOS.
CICC
(2010)
Yong-Seo Koo
,
Kwi-Dong Kim
,
Jong-Kee Kwon
ESD protection circuit with low triggering voltage and fast turn-on using substrate-triggered technique.
IEICE Electron. Express
6 (8) (2009)
Yi-Gyeong Kim
,
Min-Hyung Cho
,
Kwi-Dong Kim
,
Jong-Kee Kwon
,
Jongdae Kim
Audio ΣΔ modulator using chopper stabilization and fully randomized DWA.
CICC
(2008)
Young-Deuk Jeon
,
Seung-Chul Lee
,
Kwi-Dong Kim
,
Jong-Kee Kwon
,
Jongdae Kim
A 4.7mW 0.32mm2 10b 30MS/s Pipelined ADC Without a Front-End S/H in 90nm CMOS.
ISSCC
(2007)
Seung-Chul Lee
,
Young-Deuk Jeon
,
Kwi-Dong Kim
,
Jong-Kee Kwon
,
Jongdae Kim
,
Jeong-Woong Moon
,
Woo-Yol Lee
A 10b 205MS/s 1mm2 90nm CMOS Pipeline ADC for Flat-Panel Display Applications.
ISSCC
(2007)
Seung-Chul Lee
,
Kwi-Dong Kim
,
Jong-Kee Kwon
,
Jongdae Kim
,
Seung-Hoon Lee
A 10-bit 400-MS/s 160-mW 0.13-μm CMOS dual-channel pipeline ADC without channel mismatch calibration.
IEEE J. Solid State Circuits
41 (7) (2006)
Ja-Yol Lee
,
Kwi-Dong Kim
,
Jong-Kee Kwon
,
Seung-Chul Lee
,
Jongdae Kim
,
Sang-Heung Lee
A 3.8-5.5-GHz Multi-Band CMOS Frequency Synthesizer for WPAN/WLAN Applications.
CICC
(2006)