Login / Signup
Hong-Yan Su
Publication Activity (10 Years)
Years Active: 2011-2022
Publications (10 Years): 4
Top Topics
Grid Structure
High Recognition Accuracy
Nearest Neighbor Rule
Response Surface
Top Venues
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
VLSI-DAT
DATE
SoCC
</>
Publications
</>
Yih-Lang Li
,
Shih-Ting Lin
,
Shinichi Nishizawa
,
Hong-Yan Su
,
Ming-Jie Fong
,
Oscar Chen
,
Hidetoshi Onodera
NCTUcell: A DDA- and Delay-Aware Cell Library Generator for FinFET Structure With Implicitly Adjustable Grid Map.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
41 (12) (2022)
Yih-Lang Li
,
Shih-Ting Lin
,
Shinichi Nishizawa
,
Hong-Yan Su
,
Ming-Jie Fong
,
Oscar Chen
,
Hidetoshi Onodera
NCTUcell: A DDA-Aware Cell Library Generator for FinFET Structure with Implicitly Adjustable Grid Map.
DAC
(2019)
Yan-Shiun Wu
,
Hong-Yan Su
,
Yi-Hsiang Chang
,
Rasit Onur Topaloglu
,
Yih-Lang Li
MapReduce-based pattern classification for design space analysis.
VLSI-DAT
(2018)
Hong-Yan Su
,
Shinichi Nishizawa
,
Yan-Shiun Wu
,
Jun Shiomi
,
Yih-Lang Li
,
Hidetoshi Onodera
Pin accessibility evaluating model for improving routability of VLSI designs.
SoCC
(2017)
Hong-Yan Su
,
Chieh-Chu Chen
,
Yih-Lang Li
,
An-Chun Tu
,
Chuh-Jen Wu
,
Chen-Ming Huang
A Novel Fast Layout Encoding Method for Exact Multilayer Pattern Matching With Prüfer Encoding.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
34 (1) (2015)
Hong-Yan Su
,
Chih-Hao Hsu
,
Yih-Lang Li
SubHunter: a high-performance and scalable sub-circuit recognition method with Prüfer-encoding.
DATE
(2015)
Tsung-Wei Huang
,
Hong-Yan Su
,
Tsung-Yi Ho
Progressive network-flow based power-aware broadcast addressing for pin-constrained digital microfluidic biochips.
DAC
(2011)