Login / Signup
Debasish Behera
Publication Activity (10 Years)
Years Active: 2011-2022
Publications (10 Years): 4
Top Topics
Delta Sigma
Top Venues
CoRR
IEEE Trans. Circuits Syst. I Regul. Pap.
ESSCIRC
Imaging and Multimedia Analytics at the Edge
</>
Publications
</>
Qian Zheng
,
Ankur Purwar
,
Heng Zhao
,
Guang Liang Lim
,
Ling Li
,
Debasish Behera
,
Qian Wang
,
Min Tan
,
Rizhao Cai
,
Jennifer Werner
,
Dennis Sng
,
Maurice van Steensel
,
Weisi Lin
,
Alex C. Kot
Automatic facial skin feature detection for everyone.
Imaging and Multimedia Analytics at the Edge
(2022)
Qian Zheng
,
Ankur Purwar
,
Heng Zhao
,
Guang Liang Lim
,
Ling Li
,
Debasish Behera
,
Qian Wang
,
Min Tan
,
Rizhao Cai
,
Jennifer Werner
,
Dennis Sng
,
Maurice van Steensel
,
Weisi Lin
,
Alex C. Kot
Automatic Facial Skin Feature Detection for Everyone.
CoRR
(2022)
R. S. Ashwin Kumar
,
Debasish Behera
,
Nagendra Krishnapura
Reset-Free Memoryless Delta-Sigma Analog-to-Digital Conversion.
IEEE Trans. Circuits Syst. I Regul. Pap.
(11) (2018)
Ashwin Kumar Siva Kumar
,
Debasish Behera
,
Nagendra Krishnapura
A Low Power Multi-channel Input Delta-Sigma ADC without Reset.
VLSI Design
(2017)
Debasish Behera
,
Nagendra Krishnapura
A 2-channel 1MHz BW, 80.5 dB DR ADC using a DS modulator and zero-ISI filter.
ESSCIRC
(2014)
Vikas Singh
,
Nagendra Krishnapura
,
Shanthi Pavan
,
Baradwaj Vigraham
,
Debasish Behera
,
Nimit Nigania
A 16 MHz BW 75 dB DR CT ΔΣ ADC Compensated for More Than One Cycle Excess Loop Delay.
IEEE J. Solid State Circuits
47 (8) (2012)
Vikas Singh
,
Nagendra Krishnapura
,
Shanthi Pavan
,
Baradwaj Vigraham
,
Nimit Nigania
,
Debasish Behera
A 16MHz BW 75dB DR CT ΔΣ ADC compensated for more than one cycle excess loop delay.
CICC
(2011)