Login / Signup

A 16 MHz BW 75 dB DR CT ΔΣ ADC Compensated for More Than One Cycle Excess Loop Delay.

Vikas SinghNagendra KrishnapuraShanthi PavanBaradwaj VigrahamDebasish BeheraNimit Nigania
Published in: IEEE J. Solid State Circuits (2012)
Keyphrases