Login / Signup
Debabrata Bagchi
Publication Activity (10 Years)
Years Active: 2001-2011
Publications (10 Years): 0
</>
Publications
</>
Debabrata Bagchi
Integrating Simulations to Increase Efficacy of the Teaching-Learning Process.
T4E
(2011)
Aritra Hazra
,
Srobona Mitra
,
Pallab Dasgupta
,
Ajit Pal
,
Debabrata Bagchi
,
Kaustav Guha
Leveraging UPF-extracted assertions for modeling and formal verification of architectural power intent.
DAC
(2010)
Prithviraj Banerjee
,
Malay Haldar
,
Anshuman Nayak
,
Victor Kim
,
Vikram Saxena
,
Steven Parkes
,
Debabrata Bagchi
,
Satrajit Pal
,
Nikhil Tripathi
,
David Zaretsky
,
Robert Anderson
,
Juan Ramon Uribe
Overview of a compiler for synthesizing MATLAB programs onto FPGAs.
IEEE Trans. Very Large Scale Integr. Syst.
12 (3) (2004)
Prithviraj Banerjee
,
Vikram Saxena
,
Juan Ramon Uribe
,
Malay Haldar
,
Anshuman Nayak
,
Victor Kim
,
Debabrata Bagchi
,
Satrajit Pal
,
Nikhil Tripathi
,
Robert Anderson
Making area-performance tradeoffs at the high level using the AccelFPGA compiler for FPGAs.
FPGA
(2003)
Prithviraj Banerjee
,
Debabrata Bagchi
,
Malay Haldar
,
Anshuman Nayak
,
Victor Kim
,
R. Uribe
Automatic Conversion of Floating Point MATLAB Programs into Fixed Point FPGA Based Hardware Design.
FCCM
(2003)
Prithviraj Banerjee
,
Malay Haldar
,
Anshuman Nayak
,
Victor Kim
,
Debabrata Bagchi
,
Satrajit Pal
,
Nikhil Tripathi
A Behavioral Synthesis Tool for Exploiting Fine Grain Parallelism in FPGAs.
IWDC
(2002)
Alex K. Jones
,
Debabrata Bagchi
,
Satrajit Pal
,
Xiaoyong Tang
,
Alok N. Choudhary
,
Prithviraj Banerjee
PACT HDL: a C compiler targeting ASICs and FPGAs with power and performance optimizations.
CASES
(2002)
Debabrata Bagchi
,
Dipanwita Roy Chowdhury
,
Joy Mukherjee
,
Santanu Chattopadhyay
A Novel Strategy to Test Core Based Designs.
VLSI Design
(2001)