​
Login / Signup
Chu Yu
ORCID
Publication Activity (10 Years)
Years Active: 1999-2023
Publications (10 Years): 7
Top Topics
Depth Images
Error Correction
Removal Of Impulse Noise
Wireless Communication
Top Venues
GCCE
ICCE
DSP
ICCE-TW
</>
Publications
</>
Chu Yu
,
Po-Hao Hung
,
Jing-Huan Hong
,
Han-Yu Chiang
Efficient Max Pooling Architecture with Zero-Padding for Convolutional Neural Networks.
GCCE
(2023)
Chu Yu
,
Li-Zhong Hou
Realization of a Real-Time Image Denoising System for Dashboard Camera Applications.
IEEE Trans. Consumer Electron.
68 (2) (2022)
Heri Prasetyo
,
Chih-Hsien Hsia
,
Chu Yu
,
Albertus Ricky Wirawan
Friendly Appearance of Multiple Secret Sharing.
ICCE-TW
(2020)
Chu Yu
,
Mao-Wen Chen
,
Jin-Yu Chen
,
Jia-Hong Tang
Peer Group and Hybrid Vector Filter for Removal of Impulse Noise in Color Images.
ICCE-TW
(2019)
Chu Yu
,
Kuang-Hsiao Lee
,
Jin-Yu Chen
,
Mao-Wen Chen
,
Yi-An Chen
Three-Parallel Reed-Solomon Decoder using a Simplified Step-by-Step Algorithm.
GCCE
(2018)
Chu Yu
,
Zhi-Hong Lin
,
Ting-Wei Hsu
,
Mao-Wen Chen
,
Yi-An Chen
Lower bit-error-rate polar-LDPC concatenated coding for wireless communication systems.
GCCE
(2017)
Chu Yu
,
Kuang-Hsiao Lee
,
Chien-Feng Kuo
Low-complexity twiddle factor generator for FFT processors.
ICCE
(2017)
Mao-Hsu Yen
,
Hung-Kuan Yen
,
Chu Yu
Comment on "On Optimal Hyperuniversal and Rearrangeable Switch Box Designs".
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
34 (7) (2015)
Jung-Hong Po
,
Sao-Jie Chen
,
Chu Yu
Variable code length soft-output decoder of polar codes.
DSP
(2015)
Li-Zhon Hou
,
Chien-Feng Kuo
,
Zhi-Hong Lin
,
Chu Yu
Efficient image denoising scheme for removal of impulse noise.
GCCE
(2015)
Chu Yu
,
Mao-Hsu Yen
Area-Efficient 128- to 2048/1536-Point Pipeline FFT Processor for LTE and Mobile WiMAX Systems.
IEEE Trans. Very Large Scale Integr. Syst.
23 (9) (2015)
Bor-Shing Lin
,
Wei-Ren Chou
,
Chu Yu
,
Po-Hsun Cheng
,
Po-Jui Tseng
,
Sao-Jie Chen
An effective spatial-temporal denoising approach for depth images.
DSP
(2015)
Chu Yu
,
Yu-Shan Su
Two-Mode Reed-Solomon Decoder Using A Simplified Step-by-Step Algorithm.
IEEE Trans. Circuits Syst. II Express Briefs
(11) (2015)
Hwai-Tsu Hu
,
Hsien-Hsin Chou
,
Chu Yu
,
Ling-Yuan Hsu
Incorporation of perceptually adaptive QIM with singular value decomposition for blind audio watermarking.
EURASIP J. Adv. Signal Process.
2014 (2014)
Chu Yu
,
Ho-Sheng Chuang
,
Bor-Shing Lin
,
Po-Hsun Cheng
,
Sao-Jie Chen
Improvement on a block-serial fully-overlapped QC-LDPC decoder for IEEE 802.11n.
ICCE
(2014)
Chu Yu
,
Yu-Shan Su
,
Bor-Shing Lin
,
Po-Hsun Cheng
,
Sao-Jie Chen
A dual-code-rate memoryless Viterbi decoder for wireless communication systems.
ICCE
(2013)
Mao-Hsu Yen
,
Chu Yu
,
Yih-Hsia Lin
,
Chang-Hsien Chung
Hyper-Universal Switch Network for FPIC Design.
CISIS
(2013)
Chu Yu
A 128/512/1024/2048-point pipeline FFT/IFFT architecture for mobile WiMAX.
GCCE
(2013)
Yu-Shan Su
,
Chu Yu
,
Bor-Shing Lin
,
Po-Hsun Cheng
,
Sao-Jie Chen
Design of a (255, 239) Reed-Solomon decoder using a simplified step-by-step algorithm.
ISCE
(2013)
Mao-Hsu Yen
,
Chu Yu
,
Horng-Ru Liao
,
Chin-Fa Hsieh
A Generic Three-Sided Rearrangeable Switching Network for Polygonal FPGA Design.
VLSI Design
2013 (2013)
Chu Yu
,
Chen-Hen Sung
,
Chien-Hung Kuo
,
Mao-Hsu Yen
,
Sao-Jie Chen
Design and implementation of a low-power OFDM receiver for wireless communications.
IEEE Trans. Consumer Electron.
58 (3) (2012)
Po-Hsun Cheng
,
Shun-Hsiang Hu
,
Yu-Pao Lin
,
Hsiao-Chi Hsieh
,
Bor-Shing Lin
,
Chu Yu
,
Sao-Jie Chen
A Ubiquitous Scheme for a One-to-Many Switching Tunnel for Healthcare Utilization.
CICSyN
(2012)
Chu Yu
,
Chien-Hung Kuo
,
Chen-Hen Sung
,
Mao-Hsu Yen
,
Sao-Jie Chen
Design of a low-power OFDM baseband receiver for wireless communications.
ICCE
(2012)
Hwai-Tsu Hu
,
Chu Yu
A HMM-WDLT framework for HNM-based voice conversion with parametric adjustment in formant bandwidth, duration and excitation.
Int. J. Speech Technol.
15 (2) (2012)
Hwai-Tsu Hu
,
Chu Yu
A Perceptually Adaptive QIM Scheme for Efficient Watermark Synchronization.
IEICE Trans. Inf. Syst.
(12) (2012)
Chu Yu
,
Mao-Hsu Yen
,
Pao-Ann Hsiung
,
Sao-Jie Chen
A low-power 64-point pipeline FFT/IFFT processor for OFDM applications.
IEEE Trans. Consumer Electron.
57 (1) (2011)
Meng-Hsueh Chiang
,
Yi-Bo Liao
,
Jun-Tin Lin
,
Wei-Chou Hsu
,
Chu Yu
,
Pei-Chia Chiang
,
Y.-Y. Hsu
,
W.-H. Liu
,
Shyh-Shyuan Sheu
,
Keng-Li Su
,
Ming-Jer Kao
,
Ming-Jinn Tsai
Low power design of phase-change memory based on a comprehensive model.
IET Comput. Digit. Tech.
4 (4) (2010)
Sao-Jie Chen
,
Pao-Ann Hsiung
,
Chu Yu
,
Mao-Hsu Yen
,
Sakir Sezer
,
Michael J. Schulte
,
Yu Hen Hu
ARAL-CR: An adaptive reasoning and learning cognitive radio platform.
ICSAMOS
(2010)
Jui-Chieh Lin
,
Minja Hsieh
,
Ming-Jung Fan-Chiang
,
Song-Yen Mao
,
Chu Yu
,
Sao-Jie Chen
,
Yu Hen Hu
Perfect shuffling for cycle efficient puncturer and interleaver for software defined radio.
ISCAS
(2010)
Hwai-Tsu Hu
,
Chu Yu
Combining HMM and Weighted Deviation Linear Transformation for Highband Speech Parameter Estimation.
IEICE Trans. Inf. Syst.
(7) (2009)
Jui-Chieh Lin
,
Chu Yu
,
Mao-Hsu Yen
,
Pao-Ann Hsiung
,
Sao-Jie Chen
,
Yu Hen Hu
Parallel implementation of convolution encoder for software defined radio on DSP architecture.
ICSAMOS
(2009)
Jui-Chieh Lin
,
Minja Hsieh
,
Ming-Jung Fan-Chiang
,
Chu Yu
,
Sao-Jie Chen
,
Yu Hen Hu
An instruction set architecture independent design method for embedded OFDM-based software defined transmitter.
SoCC
(2009)
Jia-Wei Lin
,
Da-Tong Yen
,
Wei-Yi Hu
,
Chu Yu
,
Mao-Hsu Yen
,
Pao-Ann Hsiung
,
Sao-Jie Chen
A 900 MHz to 5.2 GHz Dual-loop Feedback Multi-band LNA.
ISCAS
(2009)
Chu Yu
,
Hwai-Tsu Hu
A compact pipelined architecture with high-throughput for context-based binary arithmetic coding.
SoCC
(2007)
Chu Yu
An efficient architecture for 2-D biorthogonal inverse discrete wavelet transforms.
IEEE Trans. Consumer Electron.
49 (2) (2003)
Hwai-Tsu Hu
,
Shun-Ta Hsu
,
Chu Yu
Determination of glottal closure instants by harmonic superposition.
Signal Process.
83 (9) (2003)
Chu Yu
,
Hwai-Tsu Hu
,
Chen-Yen Lin
Design and implantation of an ASIC architecture for 1.6 kbps speech synthesis.
IEEE Trans. Consumer Electron.
49 (3) (2003)
Chu Yu
,
Sao-Jie Chen
Efficient VLSI architecture for 2-D inverse discrete wavelet transforms.
ISCAS (3)
(1999)
Chu Yu
,
Sao-Jie Chen
Design of an efficient VLSI architecture for 2-D discrete wavelet transforms.
IEEE Trans. Consumer Electron.
45 (1) (1999)