​
Login / Signup
Cheng Li
ORCID
Publication Activity (10 Years)
Years Active: 2017-2023
Publications (10 Years): 5
Top Topics
Sar Images
Nm Technology
Clock Gating
Highly Efficient
Top Venues
IEEE Trans. Circuits Syst. I Regul. Pap.
IEEE J. Solid State Circuits
</>
Publications
</>
Hamidreza Afzal
,
Cheng Li
,
Omeed Momeni
A Highly Efficient 165-GHz 4FSK 17-Gb/s Transceiver System With Frequency Overlapping Architecture in 65-nm CMOS.
IEEE J. Solid State Circuits
58 (11) (2023)
Cheng Li
,
Chi-Hang Chan
,
Yan Zhu
,
Rui Paulo Martins
Analysis of Reference Error in High-Speed SAR ADCs With Capacitive DAC.
IEEE Trans. Circuits Syst. I Regul. Pap.
(1) (2019)
Guan-Cheng Wang
,
Cheng Li
,
Yan Zhu
,
Jianyu Zhong
,
Yan Lu
,
Chi-Hang Chan
,
Rui Paulo Martins
Missing-Code-Occurrence Probability Calibration Technique for DAC Nonlinearity With Supply and Reference Circuit Analysis in a SAR ADC.
IEEE Trans. Circuits Syst. I Regul. Pap.
(11) (2018)
Yan Zhu
,
Chi-Hang Chan
,
Zi-Hao Zheng
,
Cheng Li
,
Jianyu Zhong
,
Rui Paulo Martins
10 b 2.3 GS/s 12-Way Time-Interleaved Pipelined-SAR ADC in 65-nm CMOS.
IEEE Trans. Circuits Syst. I Regul. Pap.
(11) (2018)
Chi-Hang Chan
,
Yan Zhu
,
Cheng Li
,
Wai-Hong Zhang
,
Iok-Meng Ho
,
Lai Wei
,
Seng-Pan U
,
Rui Paulo Martins
60-dB SNDR 100-MS/s SAR ADCs With Threshold Reconfigurable Reference Error Calibration.
IEEE J. Solid State Circuits
52 (10) (2017)