​
Login / Signup
Bo Liu
Publication Activity (10 Years)
Years Active: 2011-2024
Publications (10 Years): 8
Top Topics
Fault Injection
Top Venues
VTS
IEEE Trans. Very Large Scale Integr. Syst.
CoRR
ATS
</>
Publications
</>
Haitong Huang
,
Cheng Liu
,
Xinghua Xue
,
Bo Liu
,
Huawei Li
,
Xiaowei Li
MRFI: An Open-Source Multiresolution Fault Injection Framework for Neural Network Processing.
IEEE Trans. Very Large Scale Integr. Syst.
32 (7) (2024)
Xinghua Xue
,
Cheng Liu
,
Bo Liu
,
Haitong Huang
,
Ying Wang
,
Tao Luo
,
Lei Zhang
,
Huawei Li
,
Xiaowei Li
Exploring Winograd Convolution for Cost-Effective Neural Network Fault Tolerance.
IEEE Trans. Very Large Scale Integr. Syst.
31 (11) (2023)
Xinghua Xue
,
Cheng Liu
,
Bo Liu
,
Haitong Huang
,
Ying Wang
,
Tao Luo
,
Lei Zhang
,
Huawei Li
,
Xiaowei Li
Exploring Winograd Convolution for Cost-effective Neural Network Fault Tolerance.
CoRR
(2023)
Yun Cheng
,
Huawei Li
,
Ying Wang
,
Haihua Shen
,
Bo Liu
,
Xiaowei Li
On Trace Buffer Reuse-Based Trigger Generation in Post-Silicon Debug.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
37 (10) (2018)
Yun Cheng
,
Huawei Li
,
Ying Wang
,
Yingke Gao
,
Bo Liu
,
Xiaowei Li
Flip-flop clustering based trace signal selection for post-silicon debug.
VTS
(2017)
Huina Chao
,
Huawei Li
,
Tiancheng Wang
,
Xiaowei Li
,
Bo Liu
An accurate algorithm for computing mutation coverage in model checking.
ITC
(2016)
Yingxin Qiu
,
Huawei Li
,
Tiancheng Wang
,
Bo Liu
,
Yingke Gao
,
Xiaowei Li
Property Coverage Analysis Based Trustworthiness Verification for Potential Threats from EDA Tools.
ATS
(2016)
Yanhong Zhou
,
Huawei Li
,
Tiancheng Wang
,
Bo Liu
,
Yingke Gao
,
Xiaowei Li
Path constraint solving based test generation for observability-enhanced branch coverage.
VTS
(2016)
Enshan Yang
,
Keheng Huang
,
Yu Hu
,
Xiaowei Li
,
Jian Gong
,
Hongjin Liu
,
Bo Liu
HHC: Hierarchical hardware checkpointing to accelerate fault recovery for SRAM-based FPGAs.
IOLTS
(2013)
Keheng Huang
,
Yu Hu
,
Xiaowei Li
,
Bo Liu
,
Hongjin Liu
,
Jian Gong
Off-path leakage power aware routing for SRAM-based FPGAs.
DATE
(2012)
Keheng Huang
,
Yu Hu
,
Xiaowei Li
,
Gengxin Hua
,
Hongjin Liu
,
Bo Liu
Exploiting Free LUT Entries to Mitigate Soft Errors in SRAM-based FPGAs.
Asian Test Symposium
(2011)