Login / Signup

A Binary Line Buffer Circuit Featuring Lossy Data Compression at Fixed Maximum Data Rate.

Ettore NapoliDavide De CaroNicola PetraAntonio Giuseppe Maria Strollo
Published in: IEEE Trans. Circuits Syst. I Regul. Pap. (2020)
Keyphrases