Login / Signup
Sub-Threshold SRAM Design in 14 Nm FinFET Technology with Improved Access Time and Leakage Power.
Behzad Zeinali
Jens Kargaard Madsen
Praveen Raghavan
Farshad Moradi
Published in:
ISVLSI (2015)
Keyphrases
</>
power consumption
cmos technology
case study
nm technology
power dissipation
cost effective
power reduction
design process
access control
computer systems
current status
chip design