A gate level model for CMOS combinational logic circuits with application to fault detection.

Sudhakar M. Reddy Vishwani D. Agrawal Sunil K. Jain

Published in: DAC (1984)

Keyphrases

fault detection
logic circuits
decision making
management system
artificial intelligence
image processing
decision support system
fault detection and isolation