Diastolic arrays: throughput-driven reconfigurable computing.

Myong Hyon Cho Chih-Chi Cheng Michel A. Kinsy G. Edward Suh Srinivas Devadas

Published in: ICCAD (2008)

Keyphrases

low cost
response time
neural network
general purpose
data driven
low latency
hardware implementation