A Single-Ended Parallel Transceiver With Four-Bit Four-Wire Four-Level Balanced Coding for the Point-to-Point DRAM Interface.

Published in: IEEE J. Solid State Circuits (2016)

Keyphrases