Topology synthesis of analog circuits with yield optimization and evaluation using pareto fronts.

Oliver Mitea Markus Meissner Lars Hedrich

Published in: VLSI-SoC (2011)

Keyphrases

analog circuits
fault diagnosis
digital circuits
neural network
optimization algorithm
optimization problems
global optimization
artificial intelligence
knowledge base
upper bound