Login / Signup

Performance Analysis of Bit-Width Reduced Floating-Point Arithmetic Units in FPGAs: A Case Study of Neural Network-Based Face Detector.

Yongsoon LeeYounhee ChoiMoon Ho LeeSeok-Bum Ko
Published in: EURASIP J. Embed. Syst. (2009)
Keyphrases