Login / Signup
Low Power Design of an Acoustic Echo Canceller Gmdf a Algorithm on Dedicated VLSI Architectures.
S. Gailhard
Nathalie Julien
Adel Baganne
Eric Martin
Published in:
Great Lakes Symposium on VLSI (1999)
Keyphrases
</>
low power
vlsi architecture
single chip
high speed
low cost
power consumption
vlsi implementation
computational complexity
digital signal processing
image processing
motion estimation
low power consumption
vlsi circuits