Login / Signup

An energy-efficient high-level synthesis algorithm incorporating interconnection delays and dynamic multiple supply voltages.

Shin-ya AbeYouhua ShiKimiyoshi UsamiMasao YanagisawaNozomu Togawa
Published in: VLSI-DAT (2013)
Keyphrases