At-Speed Built-in Test for Logic Circuits with Multiple Clocks.

Kazumi Hatayama Michinobu Nakao Yasuo Sato

Published in: Asian Test Symposium (2002)

Keyphrases

logic circuits
low power
high speed
real time
low cost
functional decomposition
image processing
pattern matching