Modelling and compensating for clock skew variability in FPGAs.

N. Pete Sedcole Justin S. J. Wong Peter Y. K. Cheung

Published in: FPT (2008)

Keyphrases

high speed
field programmable gate array
machine learning

computer vision
power consumption
fpga device

social networks
multi agent systems
embedded systems

hardware design
duty cycle