Login / Signup
Reduction of power dissipation through parallel optimization of test vector and scan register sequences.
Zdenek Kotásek
Jaroslav Skarvada
Josef Strnadel
Published in:
DDECS (2010)
Keyphrases
</>
power dissipation
power reduction
power consumption
low power
hidden markov models
shared memory
parallel computing
cmos technology
parallel processing
efficient implementation