Sign in

Synthesis of Full-Adder Circuit Using Reversible Logic.

Hafiz Md. Hasan BabuMd. Rafiqul IslamSyed Mostahed Ali ChowdhuryAhsan Raja Chowdhury
Published in: VLSI Design (2004)
Keyphrases