Login / Signup
Clock-Less DFT-Less Test Strategy for Null Convention Logic.
Nastaran Nemati
Paul Beckett
Mark C. Reed
Karl M. Fant
Published in:
IEEE Trans. Emerg. Top. Comput. (2018)
Keyphrases
</>
high speed
logic programming
frequency domain
selection strategy
discrete fourier transform
databases
case study
evolutionary algorithm
power consumption
fourier transform
modal logic
statistical significance
test suite