Login / Signup

An On-Chip Multiprocessor Architecture with a Non-Blocking Synchronization Mechanism.

Ryotaro KobayashiYukihiro OgawaHideki AndoToshio ShimadaMitsuaki Iwata
Published in: EUROMICRO (1999)
Keyphrases
  • multiprocessor architecture
  • production system
  • high speed
  • low cost
  • record linkage
  • phase locked loop
  • high density
  • evolvable hardware
  • selection mechanism
  • single chip
  • analog vlsi