Timing driven power gating in high-level synthesis.

Shih-Hsu Huang Chun-Hua Cheng

Published in: ASP-DAC (2009)

Keyphrases

high level synthesis
power consumption
parallel architecture
data driven
artificial intelligence
design space exploration
computer vision
load balancing