Login / Signup
Efficient Testing of Clock Regenerator Circuits in Scan Designs.
Rajesh Raina
Robert Bailey
Charles Njinda
Robert F. Molyneaux
Charlie Beh
Published in:
DAC (1997)
Keyphrases
</>
high speed
neural network
efficient implementation
real time
data sets
information retrieval
knowledge base
multiscale
artificial neural networks
computationally efficient
computationally expensive