• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

An Area and Configuration-Bit Optimized CLB Architecture and Timing-Driven Packing for FPGAs.

Vivek GargVikram ChandrasekharMilagros SashikánthV. Kamakoti
Published in: VLSI Design (2006)
Keyphrases